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Abstract We propose a new digital-to-analog converter (DAC) for realizing a
synapse circuit of mixed-signal spiking neural networks. We named this circuit
“time-domain DAC (TDAC)”. This produces weights for converting a digital
input code into voltage using one current waveform. Therefore, a TDAC is
more compact than a conventional DAC that comprises many current sources
and resistors. Moreover, a TDAC with leak resistance reproduces biological
plausible synaptic responses that are expressed as alpha functions or dual
exponential equations. We will show numerical analysis results of a TDAC
and circuit simulation results of a circuit designed by the TSMC 40 nm CMOS
process.
Keywords DA converter · Spiking neural network · Mixed signal · Near
memory computing
1 Introduction
Application-specific integrated circuits (ASICs) for neuromorphic hardware
have been studied intensively with the aim of achieving highly efficient com-
putation [12,14,2,10,5,3]. Although most neuromorphic hardware is designed
as digital circuits [2,10], some studies have sought higher efficiency by us-
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ing analog circuits [5] due to the advantage that highly efficient multiply-
accumulate (MAC) operations can be achieved.
Neuromorphic computation requires many MAC operations for the input
signals and synaptic weights, and therefore implementation of highly efficient
MAC operations is important for realizing the highly efficient neuromorphic
hardware. To improve the energy efficiency of MAC operations, attempts have
been made to (i) binarize the synaptic weights, (ii) realize weighted summation
using current (wired-sum), (iii) realize weighted summation using capacitors,
and (iv) develop a method that combines (i)–(ii).
Bankman et al. [3] realized a highly energy-efficient binary convolution neu-
ral network chip to act as a recognition processor. In this circuit, the synaptic
weights express binary information and are stored in digital memory. The
weighted summation is then calculated by converting the binary information
into analog voltages. The capacitors on this chip for weighted summation work
also as a digital-to-analog converter (DAC), and this circuit is categorized as a
mixed-signal circuit. A mixed–signal circuit that has multi-bit synaptic weights
requires a large footprint area and a large amount of energy for the DAC, but
the chip developed by Bankman et al. has low power consumption because the
synaptic weights are restricted to be binary and the weighted summation is
realized by capacitance coupling.
Weighted summation by current is often used in analog neuromorphic
hardware [14,5]. In such circuits, the current is produced by synapse circuits.
Current-based summation is implemented very simply by connecting each of
the metal lines of the synaptic output. In analog neuromorphic hardware,
synaptic weights are often expressed by analog voltages that are maintained
by capacitors. A circuit with this architecture is highly efficient, but it is diffi-
cult to reuse the capacitors that hold the synaptic weights because the former
cannot hold the weights for long due to charge leakage. To solve this problem,
there have been many studies of synapse circuits that use analog memory [13,
15,1,4,6]. However, there are many problems to be solved for establishing
analog memory as reliable technology.
To realize highly efficient neuromorphic hardware with reuseable synaptic
weights fabricated using conventional complementary metal–oxide–semiconductor (CMOS)
technology, a circuit architecture synaptic weights are kept by digital memo-
ries and MAC operations are achieved by an analog circuit, i.e. a mixed-signal
architecture is suitable. Realizing a mixed-signal circuit that has multi-bit
synaptic weights is important for achieving on-chip learning, but it is difficult
to realize high-integration and highly efficient neuromorphic hardware because
conventional multi-bit DACs comprise many current-source circuits or resistor
arrays, thereby necessitating a large footprint and high power consumption [7,
9]. It is especially difficult to implement a highly energy-efficient asynchronous
spiking neural network (SNN) chip that has multi-bit synaptic weights because
using one DAC per time division is difficult in an asynchronous system.
To realize high-integration and highly energy-efficient SNN hardware with
on-chip learning, we propose a new DAC circuit that weights each bit of digital
memory by using a current (or voltage) waveform. This makes our DAC more
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compact than a conventional one, and we refer to this DAC as a “time-domain”
DAC (TDAC). Herein, we present the results of numerical analysis of TDAC
and circuit simulation.
This paper is organized as follows: In Section 2, we explain the principle
of TDAC, and in Section 3, numerical analysis. Circuit design of TDAC and
circuit simulation results are shown in Section 4. Finally, we conclude this
paper in Section 6.
2 Circuit principle of time-domain digital-to-analog converter
Figure 1(a) shows the TDAC principle in circuit form, and we explain the
operation of a four-bit TDAC as an example. The TDAC consists of an analog
block and a digital block that comprise AND gates, an OR gate, switches, a
switched current source (SCC), resistors, and capacitors . The digital memory
values are B1–B4, and in this example, B1 and B4 are the least significant
bit (LSB) and the most significant bit (MSB), respectively. Sin(t) is the trigger
signal for activating the DAC and corresponds to spike pulses when the TDAC
is used as the output stage of a synapse circuit. Signals SB,1(t)–SB,4(t) are
non-overlapping digital signals with pulse width tw for the DAC, and these
values are either zero or unity. The SCC outputs a current Iout(t) (∝ Vnon(t)),
and the leak resistance Rout is an option for realizing the waveform of synaptic
potential.
The DAC process using the TDAC without the leak resistance Rout is as
follows (see Fig. 1(b)):
1) When Sin(t) is high, Vnon(t) is set to Vset.
2) When Sin(t) is turns off, SB,4(t) is generated at the trailing edge of Sin(t).
At the same time, Vnon(t) increases exponentially with time constant ClkRlk.
If B4 is high, then capacitor Cout is charged during tw by a current pro-
portional to Vnon(t).
3) SB,3(t) is generated at the trailing edge of SB,4. If B3 is high, capacitor
Cout is charged during tw by a current that is proportional to Vnon(t).
4) Operation with 3) is repeated until SB,1(t) is generated.
For example, Vout,1110 represents the voltage-converted digital input code (1110)2
(see Fig. 1(b)) that is obtained by charging, charging, charging, and not charg-
ing.
Conventional DACs use many resistors or current sources to weight each
bit of digital memory. Implementing these circuit components causes that the
footprint area must be squared for every unit increase in the length of the
memory. By contrast, a TDAC uses a current waveform to weight each memory
bit. In the TDAC, the numbers of AND gates, OR gates, and signal generators
of SB,k needed to sample the current waveform increases as the length of the
memory increases. Therefore, the number of transistors increases linearly, but
the disadvantage is that the time taken by the DAC increases. A TDAC is
suitable for hardware that must be compact and operate at low speed, such as
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Fig. 1 Principle of time-domain digital-to-analog converter (TDAC) in circuit form: (a)
circuit; (b) voltage waveform of each node of circuit in (a).
SNN hardware. In this example, the output current is positive but the TDAC
can output negative current.
3 Numerical analysis of time-domain digital-to-analog converter
3.1 Time-domain digital-to-analog conversion without leak resistance
We define the time of the trailing edge of Sin(t) to be zero, and we express
the voltage Vout(t) as
Vout(t) =
q−1∑
k=0
∫ (k+1)tw
ktw
Bq−k
fscc(Vnon(t))
Cout
dt, (1)
where q is the memory length, t is continuous time (t ≥ 0), and fscc(·) char-
acterizes the SCC. In this section, we analysis the TDAC when Vnon(t) is
described by Vset exp(−
t
ClkRlk
) and fscc(Vnon(t)) = Vnon(t). Under these con-
ditions, Eq. (1) is expressed as
Vout(t) =
Vset
Cout
q−1∑
k=0
∫ (k+1)tw
ktw
Bq−k exp(−
t
ClkRlk
)dt. (2)
We integrate Eq. (2) to obtain
Vout(t) =
Vset
Cout
q−1∑
k=0
−Bq−kClkRlk(exp(−
(k + 1)tw
ClkRlk
)− exp(−
ktw
ClkRlk
)). (3)
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Fig. 2 Input-output characteristics of TDAC obtained from numerical simulation for vary-
ing tw
ClkRlk
.
To ensure that the DAC characteristics remain linear, the weight of the
upper bit of the adjacent must be twice that of the lower bit, namely
(exp(− (k+1)tw
ClkRlk
)− exp(− ktw
ClkRlk
))
(exp(− (k+2)tw
ClkRlk
)− exp(− (k+1)tw
ClkRlk
))
= 2. (4)
We solve Eq. (4) to obtain
tw
ClkRlk
= ln 2. (5)
Figure 2 shows the input-output characteristics of the TDAC obtained
from numerical simulation for varying tw
ClkRlk
. As shown therein, the charac-
teristics are linear when tw
ClkRlk
= ln 2 but nonlinear otherwise. In particular,
monotonicity is also lost when tw
ClkRlk
< ln 2.
3.2 Time-domain digital-to-analog conversion with leak resistance
When a TDAC is used as the output stage of a synaptic circuit, we can view
Cout as being the membrane capacitance of an analog neuron circuit, where
the leak resistance Rout is connected in parallel with Cout. In this situation,
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the temporal variation of Vout(t) with Rout is expressed by
dVout(t)
dt
= −
Vout(t)
CoutRout
+ Vset exp(−
t
ClkRlk
)
q−1∑
k=0
SB,q−k(t)Bq−k. (6)
We will show that Eq. (6) fits well with biological data on synaptic potentials
when all the memory bits are unity and qtw is sufficient large, in which case∑q−1
k=0 SB,q−k(t)Bq−k is nearly unity regardless of t. We assume that Vout(0)
is zero, and in this case Eq. (6) is expressed as
dVout(t)
dt
= −
Vout(t)
CoutRout
+ Vset exp(−
t
ClkRlk
). (7)
We solve Eq. (7) by using the method of variation of constants, setting CoutRout =
τ1 and ClkRlk = τ2. The solution of Eq. (7) is given by
Vout(t) = g(t) exp(
−t
τ1
), (8)
where g(·) is a function of time. By using Eqs. (6) and (7), dVout(t)
dt
is expressed
as
dVout(t)
dt
= g′(t) exp(−
t
τ1
)−
1
τ1
g(t) exp(−
t
τ1
),
g′(t) = Vset exp(−
τ1 − τ2
τ1τ2
t). (9)
If τ1 = τ2, then the integral of Eq. (9) with respect to t is tVset because g
′(t)
is a constant. In this case, Vout(t) is given by
Vout(t) = tVset exp(
−t
τ1
), (10)
which is an alpha function.
If τ1 6= τ2, then the integral of Eq. (9) with respect to t is
g(t) = −
τ1τ2
τ1 − τ2
Vset exp(−
τ1 − τ2
τ1τ2
t) + gc, (11)
where gc is a constant of integration. By using Vout(0) = 0, we obtain gc =
τ1τ2
τ1−τ2
Vset. Substituting gc for g(t), we obtain
g(t) = −
τ1τ2
τ1 − τ2
Vset(1− exp(−
τ1 − τ2
τ1τ2
t)). (12)
Substituting Eq. (12) for Eq. (8), we obtain
Vout(t) =
τ1τ2
τ1 − τ2
Vset(exp(−
t
τ1
)− exp(−
t
τ2
)), (13)
which is a dual exponential function. It is known that alpha and dual expo-
nential functions fit well to biological data on synaptic potentials [8,11,16].
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Figure 3 shows synaptic potential waveforms obtained from numerical
simulation. Panels (a) and (b) show the waveforms with the alpha function
(τ1 = τ2), and (c) and (d) show those with the dual exponential function
(τ1 6= τ2). To obtain panels (a) and (c) and panels (b) and (d), we changed
tw
τ2
and the digital input code, respectively. In panels (a) and (c), the waveforms
are so similar that they cannot be distinguished visually, and the peak of the
potential does not change when tw
τ2
is varied. By contrast, as shown in pan-
els (b) and (d), when the input code is (10101010)2 or (01010101)2, the peak
changes. In the TDAC, Cout is not charged during SB,k when memory bit k
is zero, and this is caused by alternating charging and leaking. Moreover, the
upper bit is converted into analog current faster than the lower one. However,
we can ignore the influence of these when qtw is sufficiently smaller than the
time constant of the membrane potential of a neuron circuit.
4 Proposed circuit
A block diagram of our proposed circuit is shown in Fig. 4, where an eight-bit
(sign+7) DAC can output negative and positive current. The circuit consists
of a digital block and an analog block, the details of which are shown in Fig. 5.
The digital block consists of logic gates and delay circuits, DLs. Each DL
consists of 11 transistors that output SB,k with pulse width tw. The pulse width
is the adjusted bias voltage Vdl. If the bit-length of the TDAC increases, then
an additional DL, two NAND gates, a NOT gate, two NMOS transistors, and
two PMOS transistors are required, thereby increasing the total number of
transistors by 25. The output signal of the digital block is the input for the
analog block.
The analog block consists of voltage-controlled current sources, switches,
MOS resistors, and MOS capacitors. Negative and positive current outputs
are realized by transistors Mn and Mp, respectively. The number of transis-
tors in the analog block does not increase when the bit-length of the TDAC
increases. We explain the operation of positive and negative current output in
Sections 4.2 and 4.3, respectively.
4.1 Positive current output
The proposed circuit outputs positive current when B8 is unity. As an example,
Fig. 6(a) shows the timing diagram of the input signal and node voltages when
the input digital bit code is (11101000)2. The process for outputting positive
current is as follows.
1) When Sin(t) turns high, Srsp(t) and Sstp(t) turn high and low, respectively.
At the same time, Vgp(t) is set to Vrsp, where Vrsp is a small voltage.
2) When Sin(t) turns off, SB,7(t) is generated at the trailing edge of Sin(t).
At the same time, Vgp(t) increases exponentially.
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Fig. 3 Synaptic potential waveforms obtained from numerical simulation: (a) τ1 = 1 and
τ2 = 1 when
tw
τ2
is varied; (b) τ1 = 1 and τ2 = 1 when the DAC digital input code is varied;
(c) τ1 = 1 and τ2 = 0.5 when
tw
τ2
is varied; (d) τ1 = 1 and τ2 = 0.5 when the DAC digital
input code is varied.
3) SB,6(t) is generated at the trailing edge of SB,7. If B6 is high, then capacitor
Cout is charged during tw by Mp.
4) Operation 3 is repeated until SB,1(t) is generated.
We prevent wasteful power consumption by setting Sstp(t) to low while Sin(t)
is high. This is because wasteful current flows from M5 to M4 if Sstp(t) is high
while Sin(t) is high.
4.2 Negative current output
The proposed circuit outputs negative current when B8 is zero. Figure 6(b)
shows the timing diagrams of the input signal and node voltages when the in-
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Fig. 4 Block diagram of proposed eight-bit TDAC.
put digital bit code is (01101000)2. The process for outputting positive current
is as follows.
1) When Sin(t) turns high, Srsn(t) and Sstn(t) turn low and high, respectively.
At the same time, Vgn(t) is set to Vrsn, where Vrsn is a high voltage.
2) When Sin(t) turns off, SB,7(t) is generated at the trailing edge of Sin(t).
At the same time, Vgn(t) decreases exponentially.
3) SB,6(t) is generated at the trailing edge of SB,7. If B6 is high, then capacitor
Cout is charged during tw by Mn.
4) Operation 3 is repeated until SB,1(t) is generated.
We prevent wasteful power consumption by setting Sstn(t) to high while Sin(t)
is high. This is because wasteful current flows from M9 to M10 if Sstn(t) is low
while Sin(t) is high.
5 Circuit simulation
5.1 Time-domain digital-to-analog conversion without leak resistance
We designed an eight-bit TDAC as shown in Fig. 4 with the TSMC 40 nm
CMOS process (1 poly, 8 metal), and we evaluated the circuit by means of the
Spectre simulation. We set the bias voltages and the capacitance as VDD =
700 mV, Vdl = 180 mV, Vlkp = 140 mV, Vlkn = 420 mV, and Cout = 0.5 pF,
and the output voltage Vout(t) was reset to 350 mV on every input.
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Fig. 5 Details of (a) digital block, (b) delay circuit, and (c) analog block of proposed circuit.
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current output operations.
Figure 7 shows the input–output characteristics of the TDAC when Vrsn
and Vrsp are varied separately. In the designed eight-bit TDAC, the output
current is negative when the digital input code is between zero and 128, and it
is positive when the digital input code is between 129 and 255. The slopes of the
characteristics in the two regions can be adjusted separately by varying Vrsn
and Vrsp as shown in Fig. 7. The energy per one digital-to-analog conversion
is 27 fJ when the digital input code is (11111111)2 and Vrsp = 0 mV.
12 Seiji Uenohara, Kazuyuki Aihara
 0.28
 0.29
 0.3
 0.31
 0.32
 0.33
 0.34
 0.35
 0.36
 0.37
 0.38
 0.39
 0.4
 0  32  64  96  128  160  192  224  256
V o
u
t (
t)
DAC digital input code
Vrsn= 650 mV
Vrsn= 630 mV
Vrsn= 610 mV
Vrsn= 590 mV
Vrsp= 0 mV
Vrsp= 20 mV
Vrsp= 40 mV
Vrsp= 60 mV
Fig. 7 Input–output characteristics of TDAC.
5.2 Time-domain digital-to-analog conversion with leak resistance
The circuit simulation for synaptic-potential generation was conducted by
adding a MOS resistance between the output node and the ground. We set
the bias voltages and the capacitance as VDD = 700 mV, Vdl = 340 mV,
Vlkp = 300 mV, Vlkn = 300 mV, Vrstn = 570 mV, Vrstp = 70 mV, and
Cout = 0.5 pF.
Figure 8 shows the synaptic-potential waveforms for various digital input
codes Sin(t) and DL outputs. As shown in Fig. 3, which was obtained by
numerical simulation, the waveforms are smooth when the lined bit is unity
or zero, but in other cases the waveform has multiple peaks. We obtained
waveforms that are similar to those from the numerical simulation.
6 Conclusion
We proposed a new DAC, or a TDAC, in which the weight of each bit that
codes for the DAC is realized by a current waveform sampled using non-
overlapping digital signals. The number of transistors needed to implement a
TDAC increases linearly with the bit-length, but the transistors can be made
small because they work as a digital circuit. A TDAC is therefore more com-
pact than a conventional DAC in which the number of transistors increases
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Fig. 8 Synaptic-potential waveforms obtained from circuit simulation for various DAC
digital input codes.
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exponentially with the bit-length. Moreover, a TDAC with leak resistance re-
alizes biologically plausible synaptic responses without the need for other cir-
cuit components. TDACs are therefore suitable for implementing mixed-signal
SNN hardware that requires high integration.
We showed the condition under which a TDAC remains linear, namely
that the ratio of the pulse width for sampling the current waveform to the
time constant should be ln 2. To realize a TDAC that has good linearity and is
robust against fabrication mismatches, the pulse width (resp. time constant)
should be set according to the time constant (resp. pulse width), and we intend
to develop such a circuit in our future work.
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